-
10884de57a
Add ability to print current instruction
Jeffrey Pfau
2013-04-13 00:22:27 -07:00
-
67750e351b
Fix sign-extension on BL1
Jeffrey Pfau
2013-04-12 22:59:19 -07:00
-
eed0e77079
Implement B(1)
Jeffrey Pfau
2013-04-12 22:58:50 -07:00
-
be8849d7fe
Implement CMP(1)
Jeffrey Pfau
2013-04-12 22:44:51 -07:00
-
3a097dca96
Implement ADD(3), refactor other ADDs
Jeffrey Pfau
2013-04-12 22:34:44 -07:00
-
36670b3fa2
Implement LSR(1) and reindent LSL(1)
Jeffrey Pfau
2013-04-12 22:24:35 -07:00
-
9ca65038ed
Implement LDR(4)
Jeffrey Pfau
2013-04-12 22:18:46 -07:00
-
9f77c32375
Implement ADD(1)
Jeffrey Pfau
2013-04-12 22:17:37 -07:00
-
d7ddbee448
Fix BL(1)
Jeffrey Pfau
2013-04-12 22:14:01 -07:00
-
f86fb9dc74
Implement LDR(1)
Jeffrey Pfau
2013-04-12 22:06:17 -07:00
-
33fc9587cc
Implement STR(1)
Jeffrey Pfau
2013-04-12 21:56:46 -07:00
-
c8f85a657e
Implement STR(3)
Jeffrey Pfau
2013-04-12 21:48:30 -07:00
-
3e57e46046
Implement ADD(2)
Jeffrey Pfau
2013-04-12 21:48:19 -07:00
-
b5182915d7
Command to break into attached debugger
Jeffrey Pfau
2013-04-12 21:27:43 -07:00
-
a7bc99c846
Implement LDR(3)
Jeffrey Pfau
2013-04-12 20:09:27 -07:00
-
57f2cccacf
Implement STRH(1)
Jeffrey Pfau
2013-04-12 20:06:58 -07:00
-
21ee7946f1
Implement LSL(1)
Jeffrey Pfau
2013-04-12 20:00:14 -07:00
-
71c68fe79f
Implement ADD(6)
Jeffrey Pfau
2013-04-12 19:59:55 -07:00
-
21df1c48c2
Implement MOV(1)
Jeffrey Pfau
2013-04-12 02:44:04 -07:00
-
9ab3b0c20a
Implement ADD(7)/SUB(4)
Jeffrey Pfau
2013-04-12 02:22:37 -07:00
-
1ac7f0eb15
Implement MOV(3)
Jeffrey Pfau
2013-04-12 02:15:47 -07:00
-
37ce1383fc
Set bits in MSR properly
Jeffrey Pfau
2013-04-12 02:10:09 -07:00
-
6097890251
Print proper register
Jeffrey Pfau
2013-04-12 02:04:51 -07:00
-
688af6cdee
Add some basic input to the debugger
Jeffrey Pfau
2013-04-12 02:03:11 -07:00
-
1db7f5b179
Initial debugger
Jeffrey Pfau
2013-04-12 01:32:43 -07:00
-
b07e052698
Move CMakeList
Jeffrey Pfau
2013-04-11 23:58:13 -07:00
-
09455b50d3
Add linenoise module
Jeffrey Pfau
2013-04-11 23:52:51 -07:00
-
d90d7d1899
Implement BL
Jeffrey Pfau
2013-04-11 03:14:09 -07:00
-
133d574667
Implement LDMIA/STMIA/PUSH/POP
Jeffrey Pfau
2013-04-11 03:01:07 -07:00
-
1616ec83a2
Stub out incomplete addressing mode 1 opcodes
Jeffrey Pfau
2013-04-11 02:13:35 -07:00
-
4fbed66bdb
Start fleshing out addressing mode 1
Jeffrey Pfau
2013-04-11 01:32:30 -07:00
-
d278429b43
Implement BX
Jeffrey Pfau
2013-04-11 00:14:12 -07:00
-
a511df7920
Put stub definitions in all of Thumb
Jeffrey Pfau
2013-04-10 23:38:18 -07:00
-
7e5de27f43
Add ability to run Thumb code
Jeffrey Pfau
2013-04-10 23:34:50 -07:00
-
9a0d14645b
Log stubs
Jeffrey Pfau
2013-04-10 22:52:46 -07:00
-
9a7f0f4a74
Stub out BL, finishing Thumb table
Jeffrey Pfau
2013-04-10 21:11:05 -07:00
-
87863ad97a
Stub out B
Jeffrey Pfau
2013-04-10 21:09:22 -07:00
-
cbc17ad77e
Stub out SWI
Jeffrey Pfau
2013-04-10 21:05:19 -07:00
-
e89f49459a
Stub out conditional branches
Jeffrey Pfau
2013-04-10 21:04:41 -07:00
-
d5adcac319
Stub out LDMIA/STMIA
Jeffrey Pfau
2013-04-10 20:58:05 -07:00
-
0db11ec6bb
Stub out BKPT (not in ARMv4T, but still useful)
Jeffrey Pfau
2013-04-10 20:50:56 -07:00
-
5e78400a25
Stub out POP/PUSH
Jeffrey Pfau
2013-04-10 00:00:24 -07:00
-
99d0b76f3b
Stub out ADD7 and SUB4
Jeffrey Pfau
2013-04-09 23:47:37 -07:00
-
08065d865d
Stub out ADD from PC and SP
Jeffrey Pfau
2013-04-09 23:45:08 -07:00
-
28ecc97671
Stub out LDR/STR from SP
Jeffrey Pfau
2013-04-09 23:37:28 -07:00
-
e3818cf7b6
Stub out more load/stores with immediates
Jeffrey Pfau
2013-04-09 23:34:25 -07:00
-
39c776eb37
Stub out more load/store format 2
Jeffrey Pfau
2013-04-09 23:27:37 -07:00
-
5165e0131e
Put in missing BX
Jeffrey Pfau
2013-04-09 23:16:30 -07:00
-
f42c8d111e
Stub out STR2
Jeffrey Pfau
2013-04-09 23:00:31 -07:00
-
11de611fd2
Stub out LDR3
Jeffrey Pfau
2013-04-09 22:57:24 -07:00
-
5e18eabd04
Stub out format 8
Jeffrey Pfau
2013-04-09 22:51:21 -07:00
-
be021605bc
Define data format 5
Jeffrey Pfau
2013-04-09 22:35:51 -07:00
-
e577df2142
Fix data format 3
Jeffrey Pfau
2013-04-09 22:35:38 -07:00
-
d3abd2dc63
Minor ROM access optimization
Jeffrey Pfau
2013-04-09 22:20:35 -07:00
-
027e27caa4
Add data form 3
Jeffrey Pfau
2013-04-09 04:20:14 -07:00
-
56c3685ba6
ADD/SUB 1 stubs
Jeffrey Pfau
2013-04-09 03:20:32 -07:00
-
2618c39a5d
Macro-insanity for Thumb
Jeffrey Pfau
2013-04-09 03:15:50 -07:00
-
76dbfce3c3
Start filling in THUMB table with insane preprocessor tricks
Jeffrey Pfau
2013-04-09 02:57:24 -07:00
-
70eb3634a0
Fix warnings + LDR[B]T/STR[B]T
Jeffrey Pfau
2013-04-08 03:14:18 -07:00
-
9a1fb100c7
Load/store working RAM
Jeffrey Pfau
2013-04-08 03:13:37 -07:00
-
93a2f16066
Loading 8/16 bits from ROM
Jeffrey Pfau
2013-04-08 02:13:40 -07:00
-
67c00f378a
Ensure CPSR privilege gets updated in MSR
Jeffrey Pfau
2013-04-08 00:21:28 -07:00
-
37ad6218da
Don't double-execute AL instructions
Jeffrey Pfau
2013-04-08 00:17:54 -07:00
-
4f3e77c87e
Implement MSR
Jeffrey Pfau
2013-04-08 00:15:16 -07:00
-
4bba75dd0a
Separate out ISA files
Jeffrey Pfau
2013-04-07 21:15:32 -07:00
-
b02fdd3dda
Remove inline conditions and add ARM specialization
Jeffrey Pfau
2013-04-07 20:37:48 -07:00
-
186068adfe
Start filling in ARMBoard
Jeffrey Pfau
2013-04-07 13:25:45 -07:00
-
120b85713d
Mode switching
Jeffrey Pfau
2013-04-07 02:36:41 -07:00
-
bda71cafc2
ALU instructions can write to PC
Jeffrey Pfau
2013-04-07 02:01:14 -07:00
-
6e3a9a9508
Fix writing to PC
Jeffrey Pfau
2013-04-07 01:57:04 -07:00
-
68f2eed84d
Mini-test
Jeffrey Pfau
2013-04-07 01:39:49 -07:00
-
9575e7f0d2
Fix B
Jeffrey Pfau
2013-04-07 01:39:08 -07:00
-
0e2394e7d5
De-inline ARMStep
Jeffrey Pfau
2013-04-07 01:46:48 -07:00
-
b23f1ee3e3
GBA ROM loading
Jeffrey Pfau
2013-04-07 01:46:28 -07:00
-
340d3ce6a7
Implement B
Jeffrey Pfau
2013-04-06 20:16:14 -07:00
-
5c7b4a98c6
Load from ARM table now that we have one
Jeffrey Pfau
2013-04-06 20:06:51 -07:00
-
6bd7a5ee53
Fill remainder of table
Jeffrey Pfau
2013-04-06 20:01:32 -07:00
-
7a0fb72e7e
Stub out SWI
Jeffrey Pfau
2013-04-06 19:58:01 -07:00
-
d620357ac8
Stub out coprocessor
Jeffrey Pfau
2013-04-06 19:52:45 -07:00
-
5dd2379dd5
Cleanup
Jeffrey Pfau
2013-04-06 19:38:14 -07:00
-
f2a1257fbb
Stub out branch instructions
Jeffrey Pfau
2013-04-06 19:22:14 -07:00
-
1858dfeb1c
Stub out LDM/STM
Jeffrey Pfau
2013-04-06 18:41:36 -07:00
-
7b82cc0040
Fill in LDR/STR block
Jeffrey Pfau
2013-04-06 13:05:53 -07:00
-
befba57fe6
Simple error checking
Jeffrey Pfau
2013-04-06 04:34:19 -07:00
-
9efc945f1b
Add store callbacks
Jeffrey Pfau
2013-04-06 04:20:44 -07:00
-
96da9c7ef1
Partially implement LDR/STR and friends
Jeffrey Pfau
2013-04-06 04:16:27 -07:00
-
92e74a78e1
Apparently I can't count to 8
Jeffrey Pfau
2013-04-06 02:49:54 -07:00
-
cb2469c4f4
Filler for more instructions
Jeffrey Pfau
2013-04-06 00:32:01 -07:00
-
a01fc986a3
Begin GBA structure
Jeffrey Pfau
2013-04-05 02:17:22 -07:00
-
cd07dee7b1
Implement immediate shifter
Jeffrey Pfau
2013-04-05 00:43:47 -07:00
-
c07df4a337
Fill in immediates
Jeffrey Pfau
2013-04-04 03:12:22 -07:00
-
63f6f53a80
Implement BIC, MOV, MVN, ORR
Jeffrey Pfau
2013-04-04 02:42:17 -07:00
-
dbee1e871e
Add stubs, including for illegal instructions
Jeffrey Pfau
2013-04-04 02:36:53 -07:00
-
e093960316
Fill in more opcodes, implement CMN, CMP, TEQ, TST
Jeffrey Pfau
2013-04-04 02:31:32 -07:00
-
fd4ee12eb5
Implement ADD, ADC, RSB, RSC, SUB
Jeffrey Pfau
2013-04-04 02:04:51 -07:00
-
c1a8042db4
Fill in more opcodes, implement EOR
Jeffrey Pfau
2013-04-04 01:27:51 -07:00
-
4025bf89f2
Add boilerplate for instructions
Jeffrey Pfau
2013-04-04 00:46:50 -07:00
-
bf72532715
Add more framework for loading instructions
Jeffrey Pfau
2013-04-03 22:34:49 -07:00
-
009bef870c
Initial commit
Jeffrey Pfau
2013-04-03 22:12:15 -07:00