2016-03-30 20:07:55 +00:00
|
|
|
#include "gb.h"
|
|
|
|
#include "timing.h"
|
|
|
|
#include "memory.h"
|
2016-04-02 16:15:07 +00:00
|
|
|
#include "display.h"
|
2016-03-30 20:07:55 +00:00
|
|
|
|
2016-07-20 22:03:13 +00:00
|
|
|
static void GB_ir_run(GB_gameboy_t *gb)
|
|
|
|
{
|
|
|
|
if (gb->ir_queue_length == 0) return;
|
|
|
|
if (gb->cycles_since_input_ir_change >= gb->ir_queue[0].delay) {
|
|
|
|
gb->cycles_since_input_ir_change -= gb->ir_queue[0].delay;
|
|
|
|
gb->infrared_input = gb->ir_queue[0].state;
|
|
|
|
gb->ir_queue_length--;
|
|
|
|
memmove(&gb->ir_queue[0], &gb->ir_queue[1], sizeof(gb->ir_queue[0]) * (gb->ir_queue_length));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-08-06 10:56:29 +00:00
|
|
|
static void advance_tima_state_machine(GB_gameboy_t *gb)
|
|
|
|
{
|
|
|
|
if (gb->tima_reload_state == GB_TIMA_RELOADED) {
|
|
|
|
gb->tima_reload_state = GB_TIMA_RUNNING;
|
|
|
|
}
|
|
|
|
else if (gb->tima_reload_state == GB_TIMA_RELOADING) {
|
|
|
|
gb->tima_reload_state = GB_TIMA_RELOADED;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-06-18 17:29:11 +00:00
|
|
|
void GB_advance_cycles(GB_gameboy_t *gb, uint8_t cycles)
|
2016-03-30 20:07:55 +00:00
|
|
|
{
|
|
|
|
// Affected by speed boost
|
2016-08-03 20:31:10 +00:00
|
|
|
gb->dma_cycles += cycles;
|
2016-08-05 14:22:12 +00:00
|
|
|
|
2016-08-06 10:56:29 +00:00
|
|
|
advance_tima_state_machine(gb);
|
2016-08-05 14:22:12 +00:00
|
|
|
for (int i = 0; i < cycles; i += 4) {
|
|
|
|
GB_set_internal_div_counter(gb, gb->div_cycles + 4);
|
|
|
|
}
|
2016-04-09 13:48:37 +00:00
|
|
|
|
2016-08-06 10:56:29 +00:00
|
|
|
if (cycles > 4) {
|
|
|
|
advance_tima_state_machine(gb);
|
|
|
|
if (cycles > 8) {
|
|
|
|
advance_tima_state_machine(gb);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-03-30 20:07:55 +00:00
|
|
|
if (gb->cgb_double_speed) {
|
|
|
|
cycles >>=1;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Not affected by speed boost
|
|
|
|
gb->hdma_cycles += cycles;
|
|
|
|
gb->display_cycles += cycles;
|
|
|
|
gb->apu_cycles += cycles;
|
2016-07-20 22:03:13 +00:00
|
|
|
gb->cycles_since_ir_change += cycles;
|
|
|
|
gb->cycles_since_input_ir_change += cycles;
|
2016-08-03 20:31:10 +00:00
|
|
|
GB_dma_run(gb);
|
2016-06-18 17:29:11 +00:00
|
|
|
GB_hdma_run(gb);
|
|
|
|
GB_apu_run(gb);
|
|
|
|
GB_display_run(gb);
|
2016-07-20 22:03:13 +00:00
|
|
|
GB_ir_run(gb);
|
2016-03-30 20:07:55 +00:00
|
|
|
}
|
|
|
|
|
2016-08-05 14:22:12 +00:00
|
|
|
/* Standard Timers */
|
|
|
|
static const unsigned int GB_TAC_RATIOS[] = {1024, 16, 64, 256};
|
|
|
|
|
|
|
|
static void increase_tima(GB_gameboy_t *gb)
|
|
|
|
{
|
|
|
|
gb->io_registers[GB_IO_TIMA]++;
|
|
|
|
if (gb->io_registers[GB_IO_TIMA] == 0) {
|
|
|
|
gb->io_registers[GB_IO_TIMA] = gb->io_registers[GB_IO_TMA];
|
|
|
|
gb->io_registers[GB_IO_IF] |= 4;
|
2016-08-06 10:56:29 +00:00
|
|
|
gb->tima_reload_state = GB_TIMA_RELOADING;
|
2016-08-05 14:22:12 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool counter_overflow_check(uint32_t old, uint32_t new, uint32_t max)
|
2016-03-30 20:07:55 +00:00
|
|
|
{
|
2016-08-05 14:22:12 +00:00
|
|
|
return (old & (max >> 1)) && !(new & (max >> 1));
|
|
|
|
}
|
2016-03-30 20:07:55 +00:00
|
|
|
|
2016-08-05 14:22:12 +00:00
|
|
|
void GB_set_internal_div_counter(GB_gameboy_t *gb, uint32_t value)
|
|
|
|
{
|
|
|
|
/* DIV and TIMA increase when a specific high-bit becomes a low-bit. */
|
|
|
|
value &= INTERNAL_DIV_CYCLES - 1;
|
|
|
|
if (counter_overflow_check(gb->div_cycles, value, DIV_CYCLES)) {
|
2016-03-30 20:07:55 +00:00
|
|
|
gb->io_registers[GB_IO_DIV]++;
|
|
|
|
}
|
2016-08-05 14:22:12 +00:00
|
|
|
if ((gb->io_registers[GB_IO_TAC] & 4) &&
|
|
|
|
counter_overflow_check(gb->div_cycles, value, GB_TAC_RATIOS[gb->io_registers[GB_IO_TAC] & 3])) {
|
|
|
|
increase_tima(gb);
|
|
|
|
}
|
|
|
|
gb->div_cycles = value;
|
|
|
|
}
|
2016-03-30 20:07:55 +00:00
|
|
|
|
2016-08-05 14:22:12 +00:00
|
|
|
/*
|
|
|
|
This glitch is based on the expected results of mooneye-gb rapid_toggle test.
|
|
|
|
This glitch happens because how TIMA is increased, see GB_set_internal_div_counter.
|
|
|
|
According to GiiBiiAdvance, GBC's behavior is different, but this was not tested or implemented.
|
|
|
|
*/
|
|
|
|
void GB_emulate_timer_glitch(GB_gameboy_t *gb, uint8_t old_tac, uint8_t new_tac)
|
|
|
|
{
|
|
|
|
/* Glitch only happens when old_tac is enabled. */
|
|
|
|
if (!(old_tac & 4)) return;
|
|
|
|
|
|
|
|
unsigned int old_clocks = GB_TAC_RATIOS[old_tac & 3];
|
|
|
|
unsigned int new_clocks = GB_TAC_RATIOS[new_tac & 3];
|
|
|
|
|
|
|
|
/* The bit used for overflow testing must have been 1 */
|
|
|
|
if (gb->div_cycles & (old_clocks >> 1)) {
|
|
|
|
/* And now either the timer must be disabled, or the new bit used for overflow testing be 0. */
|
|
|
|
if (!(new_tac & 4) || gb->div_cycles & (new_clocks >> 1)) {
|
|
|
|
increase_tima(gb);
|
2016-03-30 20:07:55 +00:00
|
|
|
}
|
|
|
|
}
|
2016-07-17 21:39:43 +00:00
|
|
|
}
|
2016-03-30 20:07:55 +00:00
|
|
|
|
2016-07-17 21:39:43 +00:00
|
|
|
void GB_rtc_run(GB_gameboy_t *gb)
|
|
|
|
{
|
|
|
|
if ((gb->rtc_high & 0x40) == 0) { /* is timer running? */
|
|
|
|
time_t current_time = time(NULL);
|
|
|
|
while (gb->last_rtc_second < current_time) {
|
|
|
|
gb->last_rtc_second++;
|
|
|
|
if (++gb->rtc_seconds == 60)
|
|
|
|
{
|
|
|
|
gb->rtc_seconds = 0;
|
|
|
|
if (++gb->rtc_minutes == 60)
|
2016-03-30 20:07:55 +00:00
|
|
|
{
|
2016-07-17 21:39:43 +00:00
|
|
|
gb->rtc_minutes = 0;
|
|
|
|
if (++gb->rtc_hours == 24)
|
2016-03-30 20:07:55 +00:00
|
|
|
{
|
2016-07-17 21:39:43 +00:00
|
|
|
gb->rtc_hours = 0;
|
|
|
|
if (++gb->rtc_days == 0)
|
2016-03-30 20:07:55 +00:00
|
|
|
{
|
2016-07-17 21:39:43 +00:00
|
|
|
if (gb->rtc_high & 1) /* Bit 8 of days*/
|
2016-03-30 20:07:55 +00:00
|
|
|
{
|
2016-07-17 21:39:43 +00:00
|
|
|
gb->rtc_high |= 0x80; /* Overflow bit */
|
2016-03-30 20:07:55 +00:00
|
|
|
}
|
2016-07-17 21:39:43 +00:00
|
|
|
gb->rtc_high ^= 1;
|
2016-03-30 20:07:55 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|