Lior Halphon
|
1a41957b3c
|
LCDOff behavior, basic halt/stop behavior
|
2022-01-31 01:02:31 +02:00 |
|
Lior Halphon
|
ad1f019893
|
Actually fix overflow behavior
|
2022-01-30 23:11:29 +02:00 |
|
Lior Halphon
|
941afee3ba
|
Fix overflow behavior
|
2022-01-30 21:33:33 +02:00 |
|
Lior Halphon
|
dbb14d7040
|
Minor edge case for HDMA instant start
|
2022-01-30 20:52:34 +02:00 |
|
Lior Halphon
|
a7f7530eed
|
Preparation for future AGB-0 and B support
|
2022-01-30 18:11:35 +02:00 |
|
Lior Halphon
|
4bebd2bc33
|
Correct comment
|
2022-01-30 17:33:33 +02:00 |
|
Lior Halphon
|
3a2d028efa
|
GDMA/PPU conflicts
|
2022-01-30 14:38:58 +02:00 |
|
Lior Halphon
|
26656de44f
|
Improvements to GDMA
|
2022-01-28 23:56:26 +02:00 |
|
Lior Halphon
|
196aaaa7ed
|
Conflicts don't happen in the first 6 T-cycles
|
2022-01-22 16:56:32 +02:00 |
|
Lior Halphon
|
ee03b1e433
|
Initial halt/stop during DMA support
|
2022-01-19 01:24:40 +02:00 |
|
Lior Halphon
|
ab75858c86
|
DMA/PPU VRAM conflicts on the CGB/AGB
|
2022-01-17 22:07:24 +02:00 |
|
Lior Halphon
|
b45761146f
|
VRAM DMA during mode 3
|
2022-01-16 13:50:59 +02:00 |
|
Lior Halphon
|
3133687e68
|
Potential logic bug fixes
|
2022-01-16 00:50:08 +02:00 |
|
Lior Halphon
|
ffa53eda20
|
DMA during mode 3 emulation
|
2022-01-14 17:09:39 +02:00 |
|
Lior Halphon
|
ec012cf9f8
|
is_dma_restarting hack no longer needed
|
2022-01-12 14:12:55 +02:00 |
|
Lior Halphon
|
c4a14ac4db
|
Simplify DMA code, fix DMA read timing
|
2022-01-12 00:26:18 +02:00 |
|
Lior Halphon
|
b7f03dea8d
|
Add CGB-A support
|
2022-01-05 21:55:46 +02:00 |
|
Lior Halphon
|
ab1d4cd26e
|
More DMA write conflicts
|
2022-01-05 21:40:10 +02:00 |
|
Lior Halphon
|
5e7bb0f891
|
DMA write conflict revision differences
|
2022-01-04 19:59:46 +02:00 |
|
Lior Halphon
|
5c17c0ec3b
|
unreachable fun
|
2022-01-03 17:17:35 +02:00 |
|
Lior Halphon
|
cd16431699
|
OMA DMA improvements (WIP)
|
2022-01-03 16:51:45 +02:00 |
|
Lior Halphon
|
c7298ae5a6
|
Fix a silly underflow
|
2022-01-03 16:51:05 +02:00 |
|
Lior Halphon
|
769aac93c0
|
Lazy APU, extra ~17% speed up
|
2021-12-29 00:48:44 +02:00 |
|
Lior Halphon
|
59dfb1a85a
|
It's not verified because it's wrong
|
2021-12-26 21:57:40 +02:00 |
|
Lior Halphon
|
c5f6be1e64
|
Several likely/unlikely optimization, saving on a memset
|
2021-12-26 02:38:54 +02:00 |
|
Lior Halphon
|
69de3f0fae
|
Implement a PPU fast path, up to 34% performance boost
|
2021-12-26 01:47:59 +02:00 |
|
Lior Halphon
|
eaccd792ed
|
Fixes to safe reads, closes #422
|
2021-12-18 14:56:33 +02:00 |
|
Lior Halphon
|
c63ddbe771
|
Lag frame detection API (#422)
|
2021-12-18 01:25:06 +02:00 |
|
Lior Halphon
|
c3d9141b7c
|
Replace the term sprite with object for consistency
|
2021-12-17 21:16:23 +02:00 |
|
Lior Halphon
|
25e3414974
|
Redesigned vblank callback scheduling scheme, should be more regular and less prune to various sorts of frontend DOS
|
2021-12-04 15:04:46 +02:00 |
|
Lior Halphon
|
06b744259b
|
Add memory write callback, optimize memory access with likely/unlikely
|
2021-11-26 14:09:41 +02:00 |
|
Lior Halphon
|
bdbe02b043
|
Add a safe memory read API
|
2021-11-26 13:54:28 +02:00 |
|
Lior Halphon
|
c6f39bc60b
|
Initial MBC7 support
|
2021-11-12 17:44:51 +02:00 |
|
Lior Halphon
|
fbf1bb7f98
|
Save state compatibility breaking cleanup
|
2021-11-07 12:56:46 +02:00 |
|
Lior Halphon
|
5565c2540b
|
Register name and info update
|
2021-11-06 13:34:34 +02:00 |
|
Lior Halphon
|
f237b1e9b9
|
CGB-0 support
|
2021-11-04 00:35:44 +02:00 |
|
Lior Halphon
|
6cd13be624
|
Add CGB-B support
|
2021-10-30 20:58:57 +03:00 |
|
Lior Halphon
|
1f7b20251b
|
Improved sanitation for save states for better security and stability
|
2021-10-30 16:03:13 +03:00 |
|
Lior Halphon
|
e6c4ceaf5a
|
Add CGB-D support
|
2021-10-27 01:40:28 +03:00 |
|
Lior Halphon
|
5b9746084d
|
Writes to SVBK should work before the boot ROM is disabled
|
2021-10-23 23:51:48 +03:00 |
|
Lior Halphon
|
18007f0e53
|
MGB support
|
2021-10-23 23:28:54 +03:00 |
|
Lior Halphon
|
c459058156
|
That was silly
|
2021-07-30 14:10:04 +03:00 |
|
Lior Halphon
|
4d1a28f1d1
|
Improved OAM bug accuracy in several read edge cases
|
2021-07-25 16:34:34 +03:00 |
|
Lior Halphon
|
efb644bc72
|
MBC5 RAM enable is 8 bit
|
2021-07-10 15:02:15 +03:00 |
|
Lior Halphon
|
ac5b0aca2c
|
RTC accuracy fix
|
2021-04-23 21:01:17 +03:00 |
|
Lior Halphon
|
87a2d48675
|
Redo TPP1 saving, fix RTC and HUC3 in BESS
|
2021-04-16 00:35:54 +03:00 |
|
Lior Halphon
|
763de9d2e0
|
Fix Rumble support in TPP1
|
2021-04-11 22:52:34 +03:00 |
|
Lior Halphon
|
42471095e4
|
Normalize invalid weekdays only after a $11 command
|
2021-04-11 22:38:25 +03:00 |
|
Lior Halphon
|
f24489b983
|
TPP1 support
|
2021-04-10 23:56:41 +03:00 |
|
Lior Halphon
|
ad54dc57b0
|
Improved time syncing when turning the LCD on and off, fixes #193
|
2021-03-21 15:15:04 +02:00 |
|