Lior Halphon
|
c6f39bc60b
|
Initial MBC7 support
|
2021-11-12 17:44:51 +02:00 |
|
Lior Halphon
|
02f55d12d3
|
Maybe one day GCC will stop being shit at handling __attribute__s
|
2021-11-07 14:13:52 +02:00 |
|
Lior Halphon
|
18e7a3f4fa
|
Cleanup, better symbol handling, improves LTO
|
2021-11-07 13:39:18 +02:00 |
|
Lior Halphon
|
fbf1bb7f98
|
Save state compatibility breaking cleanup
|
2021-11-07 12:56:46 +02:00 |
|
Lior Halphon
|
5565c2540b
|
Register name and info update
|
2021-11-06 13:34:34 +02:00 |
|
Lior Halphon
|
178860e715
|
Custom palette and editor
|
2021-11-05 19:07:27 +02:00 |
|
Lior Halphon
|
f237b1e9b9
|
CGB-0 support
|
2021-11-04 00:35:44 +02:00 |
|
Lior Halphon
|
6cd13be624
|
Add CGB-B support
|
2021-10-30 20:58:57 +03:00 |
|
Lior Halphon
|
1f7b20251b
|
Improved sanitation for save states for better security and stability
|
2021-10-30 16:03:13 +03:00 |
|
Lior Halphon
|
e6c4ceaf5a
|
Add CGB-D support
|
2021-10-27 01:40:28 +03:00 |
|
Lior Halphon
|
18007f0e53
|
MGB support
|
2021-10-23 23:28:54 +03:00 |
|
Lior Halphon
|
94776fcf8c
|
Better (But imperfect) emulation of the wave RAM address bug glitch
|
2021-10-19 01:53:24 +03:00 |
|
Lior Halphon
|
de16ab5d08
|
Why was this under APU
|
2021-10-17 20:05:49 +03:00 |
|
Lior Halphon
|
c05c3c2abd
|
Improved accuracy of mid-line SCX writes
|
2021-10-08 19:36:05 +03:00 |
|
Lior Halphon
|
a5325d3374
|
Improved ticks command, more accurate speed switch timings, better odd-mode warnings
|
2021-07-11 21:49:58 +03:00 |
|
Lior Halphon
|
6f6f72dcbd
|
More accurate emulation of STOP
|
2021-07-11 12:11:12 +03:00 |
|
Lior Halphon
|
3ed18a76da
|
Added optional OSD (Cocoa)
|
2021-05-30 20:55:04 +03:00 |
|
Lior Halphon
|
ea67a7e3f0
|
Merge pull request #379 from jprjr/gbs-buffer
gbs: function to load from memory buffer
|
2021-05-17 16:53:12 +03:00 |
|
Lior Halphon
|
ac5b0aca2c
|
RTC accuracy fix
|
2021-04-23 21:01:17 +03:00 |
|
John Regan
|
0e8d8effdf
|
gbs: function to load from memory buffer
|
2021-04-20 08:38:53 -04:00 |
|
Lior Halphon
|
817c4a7752
|
Merge branch 'bess' into gbs
|
2021-04-16 16:35:21 +03:00 |
|
Lior Halphon
|
87a2d48675
|
Redo TPP1 saving, fix RTC and HUC3 in BESS
|
2021-04-16 00:35:54 +03:00 |
|
Lior Halphon
|
ba6e22dfc0
|
Merge branch 'bess' into gbs
|
2021-04-14 16:44:51 +03:00 |
|
Lior Halphon
|
976f5e4d02
|
Merge branch 'master' into bess
|
2021-04-13 20:50:29 +03:00 |
|
Lior Halphon
|
5b993ed775
|
Add HuC3 to BESS
|
2021-04-12 23:36:42 +03:00 |
|
Lior Halphon
|
f24489b983
|
TPP1 support
|
2021-04-10 23:56:41 +03:00 |
|
Lior Halphon
|
9996c7b4a2
|
Add GBS APIs
|
2021-04-03 01:29:06 +03:00 |
|
Lior Halphon
|
8adaba237e
|
SGB support in BESS, BE fixes, changes to SGB save state format on BE machines
|
2021-03-29 02:47:57 +03:00 |
|
Lior Halphon
|
a13469c4e2
|
Fix PAL SGB in the Cocoa port
|
2021-02-25 22:42:02 +02:00 |
|
Lior Halphon
|
e08df2a089
|
Add accurate RTC emulation mode
|
2021-02-25 22:12:14 +02:00 |
|
Lior Halphon
|
71c88323b7
|
Rename UNROLL to unrolled (unrolled for)
|
2021-02-22 14:45:30 +02:00 |
|
Lior Halphon
|
aa421258b8
|
Update the model enum so comparisons work correctly for SGB PAL and no-SFC SGBs
|
2021-01-16 14:51:06 +02:00 |
|
Lior Halphon
|
159d9d0348
|
Color temperature control
|
2020-12-25 14:17:57 +02:00 |
|
Lior Halphon
|
027cecde24
|
Added debugger "undo" command. Closes #156
|
2020-11-21 16:19:58 +02:00 |
|
Lior Halphon
|
1d9ac5ccc3
|
More accurate IR emulation, simplify API
|
2020-11-21 00:52:54 +02:00 |
|
Lior Halphon
|
7fdc58a07e
|
Implement CGB-mode TILE_SEL mixing, fixes cgb-acid-hell and m3_lcdc_tile_sel_change2, closes #308
|
2020-11-20 16:24:16 +02:00 |
|
Lior Halphon
|
60b8978762
|
Local link cable and infrared emulation in the Cocoa port
|
2020-11-13 23:07:35 +02:00 |
|
Lior Halphon
|
7ff3556bc3
|
Workboy emulation (Cocoa only)
|
2020-09-19 19:31:24 +03:00 |
|
Lior Halphon
|
b0d118f246
|
Fix broken and regressed MBC3 RTC emulation. Fixes #273, fixes #276, fixes #280
|
2020-08-04 21:32:27 +03:00 |
|
James Larrowe
|
87d25c0896
|
Compatibility hacks for old compilers
GCC versions below 4.8.1 didn't have __builtin_bswap16, so provide
a suitable replacement.
|
2020-06-22 20:14:32 +00:00 |
|
Lior Halphon
|
b6b56d0766
|
Fix various save state compatibility issues between Windows and non-Windows, and a potential crash
|
2020-06-10 22:46:19 +03:00 |
|
Lior Halphon
|
5f4aee8ca1
|
Merge pull request #261 from JL2210/ld-b-b
Add ld b, b breakpoint
|
2020-05-31 00:55:17 +03:00 |
|
James Larrowe
|
abdece7737
|
add debugger command to enable and disable
|
2020-05-30 16:35:07 -04:00 |
|
Lior Halphon
|
fa7232944f
|
Better emulation of CGB’s first frame behavior
|
2020-05-30 01:25:21 +03:00 |
|
Lior Halphon
|
ffa569deeb
|
Partial emulation of reading VRAM right after mode 3
|
2020-05-29 23:10:23 +03:00 |
|
Lior Halphon
|
7af66387de
|
HuC-3 alarm clock emulation
|
2020-05-23 14:50:54 +03:00 |
|
Lior Halphon
|
369410f370
|
Fix HuC-1 regression
|
2020-05-23 00:09:30 +03:00 |
|
Lior Halphon
|
08ca56eec7
|
Cleanup
|
2020-05-23 00:05:43 +03:00 |
|
Lior Halphon
|
a9023d08c6
|
Emulate HuC-3’s IR and RTC
|
2020-05-16 23:27:17 +03:00 |
|
Lior Halphon
|
2cc980755e
|
HuC1 IR support
|
2020-05-13 22:21:31 +03:00 |
|